

Errata: CS4397 Data Sheet Change

Reference Data Sheet CS4397: 24-Bit Multi-Standard ADC for Digital Audio (DS333PP1, JUL '99)

PAGE 7 UPDATE

ANALOG CHARACTERISTICS - DSD MODE ($T_A = 25\text{ }^\circ\text{C}$; Logic "1" = $V_D = 5\text{ V}$; $V_A = 5\text{ V}$; Logic "0" = AGND; Full-Scale Output Sine Wave, 997 Hz; Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified. Test load $R_L = 1\text{ k}\Omega$, $C_L = 10\text{ pF}$)

Parameter	Symbol	Min	Typ	Max	Unit
Dynamic Performance - DSD Mode					
Dynamic Range	(Note 8) unweighted	TBD	111	-	dB
	A-Weighted	TBD	114	-	dB
Total Harmonic Distortion + Noise	(Note 8) 0 dB	-	-100	TBD	dB
	-20 dB	-	-91	TBD	dB
	-60 dB	-	-51	TBD	dB
Analog Output - DSD Mode					
Full Scale Differential Output Voltage	(Note 8)	TBD	0.83VREF	TBD	Vpp
Common Mode Voltage		-	0.5VREF	-	VDC
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Drift		-	100	-	ppm/°C
Differential DC Offset		-	2.0	TBD	mV
Combined Digital and On-chip Analog Filter Response - DSD Mode					
Passband	(Note 4) to -0.1 dB corner	-	-	0.95	Fs
	to -3 dB corner	-	-	2.70	Fs
Frequency Response 10 Hz to 20 kHz		-0.013	-	0	dB
Group Delay	tgd	-	0.2/Fs	-	s

Notes: 8. Assumes a DSD modulation index of **0.5 where**

$$\text{Peak fullscale one's density} = \left(0.5 \pm \frac{\text{modulation index}}{2} \right) 100\%$$

PAGE 15 UPDATE

2.0 TYPICAL CONNECTION DIAGRAM




Figure 6. Typical Connection Diagram - Hardware Mode (Control Port Mode)