

LCK4802

Low-Voltage PECL Differential Clock

General

The LCK4802 is a low-voltage, 3.3 V PECL differential clock synthesizer. The LCK4802 supports two differential PECL output pairs with frequencies from 336 MHz to 1 GHz. The clock is designed to support single and multiple processor systems that require PECL differential inputs. The LCK4802 contains a fully integrated PLL (phase-locked loop) which multiplies the PECL_CLK input frequency to match individual processor clock frequencies. The PLL can be bypassed so that the PCLK outputs are fed from the PECL_CLK or PECL_CLK input for test purposes. All outputs are powered from a 2 V external supply to reduce on-chip power consumption. All outputs are PECL. The PLL can operate in the internal feedback mode, or in the external feedback mode for board level debugging applications.

Features

- Two fully selectable clock inputs.
- Fully integrated PLL.
- 336 MHz to 1 GHz output frequencies.
- PECL outputs.
- PECL reference clock.
- 32-pin TQFP package.

Description





Figure 1. LCK4802 Logic Diagram

Description (continued)



2275 (F)

Figure 2. 32-Pin TQFP

Pin Information

Table 1. Pin Description

Pin Number	Pin Name	I/O ¹	Type	Description
1	VDDD	P	Power Supply	3.3 V power supply.
2	$\overline{\text{TESTM}}$	I	LVC MOS	M divider test pins.
3	VSS	G	Ground	Digital ground.
4	PCLK0_EN	I	LVC MOS	PCLK0 enable.
5	PCLK1_EN	I	LVC MOS	PCLK1 enable.
6	REF_SEL	I	LVC MOS	Selects the PLL input reference clock.
7	PECL_CLK	I	Differential PECL	PLL reference clock input.
8	$\overline{\text{PECL_CLK}}$	I	Differential PECL	PLL reference clock input.
9	PECL_CLK	I	Differential LVPECL	PLL reference clock input.
10	$\overline{\text{PECL_CLK}}$	I	Differential LVPECL	PLL reference clock input.
11	$\overline{\text{EXTFB_EN}}$	I	LVC MOS	External feedback enable.
12	EXTFB_IN	I	Differential PECL	External feedback input.
13	$\overline{\text{EXTFB_IN}}$	I	Differential PECL	External feedback input.
14	VDDPECL	P	Power Supply	Output buffers power supply.
15	$\overline{\text{EXTFB_OUT}}$	O	Differential PECL	External feedback output clock.
16	EXTFB_OUT	O	Differential PECL	External feedback output clock.
17	VDDPECL	P	Power Supply	Output buffers power supply.
18	$\overline{\text{PCLK1}}$	O	Differential PECL	Output clock 1.
19	PCLK1	O	Differential PECL	Output clock 1.
20	$\overline{\text{PCLK0}}$	O	Differential PECL	Output clock 0.
21	PCLK0	O	Differential PECL	Output clock 0.
22	VDDPECL	P	Power Supply	Output buffers power supply.
23	PLLREF_EN	I	LVC MOS	PLL reference enable.
24	$\overline{\text{PLL_BYPASS}}$	I	LVC MOS	Input signal PLL bypass.
25	VSS	P	Ground	Analog ground for PLL.
26	$\overline{\text{RESET}}$	I	LVC MOS	PLL bypass reset (for test use).
27	SEL[4]	I	LVC MOS	Selection of input and feedback frequency.
28	SEL[3]	I	LVC MOS	Selection of input and feedback frequency.
29	SEL[2]	I	LVC MOS	Selection of input and feedback frequency.
30	SEL[1]	I	LVC MOS	Selection of input and feedback frequency.
31	SEL[0]	I	LVC MOS	Selection of input and feedback frequency.
32	VDDA	P	Power Supply	3.3 V filtered for PLL (PLL power supply).

1. P = power, I = input, G = ground, O = output.

Pin Information (continued)

Table 2. Frequency Selection

Selection					Input Divide	Feedback Divide	PCLK (MHz) for Given Input Frequency (MHz)			
4	3	2	1	0	M	N	70	100	120	125
0	0	0	0	0	5	24	336	480	576	600
0	0	0	0	1	5	25	350	500	600	625
0	0	0	1	0	5	26	364	520	624	650
0	0	0	1	1	5	27	378	540	648	675
0	0	1	0	0	5	28	392	560	672	700
0	0	1	0	1	5	29	406	580	696	725
0	0	1	1	0	5	30	420	600	720	750
0	0	1	1	1	5	31	434	620	744	775
0	1	0	0	0	5	32	448	640	768	800
0	1	0	0	1	5	33	462	660	792	825
0	1	0	1	0	5	34	476	680	816	850
0	1	0	1	1	5	35	490	700	840	875
0	1	1	0	0	5	36	504	720	864	900
0	1	1	0	1	5	37	518	740	888	925
0	1	1	1	0	5	38	532	760	912	950
0	1	1	1	1	5	39	546	780	936	975
1	0	0	0	0	5	40	560	800	960	1000
1	0	0	0	1	5	41	564	820	984	NA
1	0	0	1	0	5	42	588	840	NA	NA
1	0	0	1	1	5	43	602	860	NA	NA
1	0	1	0	0	5	44	616	880	NA	NA
1	0	1	0	1	5	45	630	900	NA	NA
1	0	1	1	0	5	46	644	920	NA	NA
1	0	1	1	1	5	47	658	940	NA	NA
1	1	0	0	0	5	48	672	960	NA	NA
1	1	0	0	1	5	49	686	980	NA	NA
1	1	0	1	0	5	50	700	1000	NA	NA
1	1	0	1	1	5	51	714	NA	NA	NA
1	1	1	0	0	5	52	728	NA	NA	NA
1	1	1	0	1	5	53	742	NA	NA	NA
1	1	1	1	0	5	54	756	NA	NA	NA
1	1	1	1	1	5	55	770	NA	NA	NA

Pin Information (continued)

Table 3. Function Control

Control Pin	0	1
REF_SEL	PECL_CLK.	PECL_CLK.
$\overline{\text{TESTM}}$	M divider test mode enabled.	Reference fed to bypass MUX.
PLLREF_EN	Disable the input to the PLL and reset the M divider.	Enable the input to the PLL.
$\overline{\text{PLL_BYPASS}}$	Outputs fed by input reference or M divider.	Outputs fed by VCO.
$\overline{\text{EXTFB_EN}}$	External feedback enabled.	Internal feedback enabled.
PCLK0_EN	PCLK0 = low, $\overline{\text{PCLK0}}$ = high.	PCLK0 = high, $\overline{\text{PCLK0}}$ = low.
PCLK1_EN	PCLK1 = low, $\overline{\text{PCLK1}}$ = high.	PCLK1 = high, $\overline{\text{PCLK1}}$ = low.
$\overline{\text{RESET}}$	Resets feedback N divider.	Feedback enabled.
SEL[4:0]	See Table 2 on page 4.	See Table 2 on page 4.

Absolute Maximum Characteristics

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Table 4. Absolute Maximum Ratings

Parameter	Symbol	Min	Typical	Max	Unit
Power Supply	V _{DD} /V _{DDA}	-0.5	—	4.4	V
	V _{DDPECL}	-0.5	—	4.4	
Input Voltage	V _{IN}	-0.5	—	V _{DD} + 0.3	V
Write Current	I _{IN}	-1	—	1	mA
Storage Temperature	T _S	-50	—	150	°C

Electrical Characteristics

Table 5. dc Characteristics

VDDA = VDDD = 3.3 V ± 5%, VDDPECL = 1.7 V—2.1 V, TA = 0 °C—70 °C.

Symbol	Description	Min	Typ	Max	Unit	Condition
VIH	Input High Voltage	2.2	—	2.4	V	LVC MOS
VIL	Input Low Voltage	1.5	—	1.8	V	LVC MOS
VCMR	Input High Voltage ¹	VDDD – 1.3	—	VDDD – 0.5	V	LVPECL
VPP	Input Low Voltage ¹	0.5	—	—	V	LVPECL
VOH	Output High Voltage	2.0	—	2.6	V	PECL
VOL	Output Low Voltage	1.3	—	1.9	V	PECL
IDDI	Core Supply Current	—	—	140	mA	—
IDDA	PLL Supply Current	—	15	20	mA	—
IDDO	Output Supply Current	—	150	—	mA	— ²
ThetaJA	Junction to Ambient Thermal Resistance	—	53	—	°C/W	— ³

1. dc levels will vary 1:1 with VDDD.

2. Two PCLK signals to 25 Ω, and one EXTFB signal through 50 Ω.

3. 1.3 M/s (250 fpm) airflow.


Electrical Characteristics (continued)

Table 6. ac Characteristics

$V_{DDA} = V_{DDD} = 3.3 \text{ V} \pm 5\%$, $V_{DDPECL} = 1.7 \text{ V} - 2.1 \text{ V}$, $T_A = 0 \text{ }^\circ\text{C} - 70 \text{ }^\circ\text{C}$.


Symbol	Description	Min	Typ	Max	Unit	Condition
fref	Input Frequency	—	70—125	—	MHz	—
fMAX	Maximum Output Frequency	336	—	1000	MHz	— ¹
tsk (o)	Skew Error (PCLK)	—	—	35	ps	— ²
tjit (o)	Phase Jitter (I/O Jitter)	—	—	(output period)/2	—	— ²
tjit (cc)	Cycle-to-Cycle Jitter (Full Period)	—	—	5	%	— ^{2,3}
tjit (1/2 period)	Cycle-to-Cycle Jitter (Half Period)	—	—	8	%	— ^{2,4}
VDIFout	Differential Output Peak-to-Peak Swing	0.6	—	—	V	For all PECL output pairs.
VX	Differential Output Crosspoint Voltage	0.68	—	0.9	V	For all PECL output pairs.
tlock	Maximum PLL Lock Time	—	—	10	ms	—

1. When the phase-locked loop is active but in bypass mode, fref maximum is limited by input the buffer; optimum performance is obtained from PECL input.
2. At differential pair crossover.
3. Full PCLK period.
4. Half PCLK period.



2276 (F)

Figure 3. PECL Differential Input Levels



2277.a (F)

Figure 4. Output Termination and ac Test Reference

Applications

Power Supply Filtering


The LCK4802 is a mixed analog/digital product. Because of this, it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is susceptible to random noise, the worst case being when this noise is seen on the power supply pins. The LCK4802 provides separate power supplies for the output buffers (V_{DDPECL}) and the phase-locked loop (V_{DDA}) of the device in order to isolate the high digital output switching noise from the internal analog PLL. In a controlled evaluation board environment, this level of isolation is adequate. However, in a digital system, a second level of isolation is suggested.

The easiest way to accomplish this is to add a power supply filter on the V_{DDA} pin of the LCK4802. Figure 5 on page 9 shows the typical power supply scheme. The filter should be designed in the 10 kHz—1 MHz range, since this is the most likely frequency range to cause spectral content noise.

Note the dc voltage drop between V_{DDD} and V_{DDA} on the power supply filter. Very little dc voltage drop can be tolerated when a 3.3 V V_{DDD} supply is used. The power supply filter in Figure 5 must be 5 Ω —10 Ω in order to meet the drop criteria. The RC filter in Figure 5 will provide a broadband filter with approximately 100:1 attenuation above 20 kHz.

The impedance of an individual capacitor begins to appear inductive and increases with frequency as the noise frequency crosses the series resonant point of the capacitor. The parallel capacitor combination ensures that for frequencies much greater than the bandwidth of the PLL there is always a low-impedance path.

Applications (continued)




2278 (F)

Figure 5. Power Supply Filter

Although the LCK4802 has an isolated power supply and grounds, as well as fully differential PLL, there still may be applications in which overall performance is being compromised due to system power supply noise. The power supply filter schemes discussed are adequate to eliminate power supply noise problems in most designs.

Outline Diagram

Dimensions are in millimeters.



12-3076(F)

For additional information, contact your Agere Systems Account Manager or the following:

INTERNET: <http://www.agere.com>

E-MAIL: docmaster@micro.lucent.com

N. AMERICA: Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286

1-800-372-2447, FAX 610-712-4106 (In CANADA: **1-800-553-2448**, FAX 610-712-4106)

ASIA PACIFIC: Agere Systems Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256

Tel. (65) 778 8833, FAX (65) 777 7495

CHINA: Agere Systems (Shanghai) Co., Ltd., 33/F Jin Mao Tower, 88 Century Boulevard Pudong, Shanghai 200121 PRC

Tel. (86) 21 50471212, FAX (86) 21 50472266

JAPAN: Agere Systems Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan

Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700

EUROPE: Data Requests: DATALINE: **Tel. (44) 7000 582 368**, FAX (44) 1189 328 148

Technical Inquiries: GERMANY: **(49) 89 95086 0** (Munich), UNITED KINGDOM: **(44) 1344 865 900** (Ascot),

FRANCE: **(33) 1 40 83 68 00** (Paris), SWEDEN: **(46) 8 594 607 00** (Stockholm), FINLAND: **(358) 9 3507670** (Helsinki),

ITALY: **(39) 02 6608131** (Milan), SPAIN: **(34) 1 807 1441** (Madrid)

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application.