



Integrated Device Technology, Inc.

# FAST CMOS OCTAL BUS TRANSCEIVER (OPEN DRAIN)

IDT54/74FCT621T/AT


## FEATURES:

- Std. and A speed grades
- Low input and output leakage  $\leq 1\mu\text{A}$  (max.)
- CMOS power levels
- True TTL input and output compatibility
  - $V_{OH} = 3.3\text{V}$  (typ.)
  - $V_{OL} = 0.3\text{V}$  (typ.)
- Power off disable outputs permit "live insertion"
- Meets or exceeds JEDEC standard 18 specifications
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- Available in DIP, SOIC, CERPACK and LCC packages


## DESCRIPTION:

The IDT54/74FCT621T/AT is an octal transceiver with non-inverting Open-Drain bus compatible outputs in both send and receive directions. The B bus outputs are capable of sinking 64mA providing very good capacitive drive characteristics. These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.


## FUNCTIONAL BLOCK DIAGRAM (1)



## PIN CONFIGURATIONS



DIP/SOIC/CERPACK  
TOP VIEW



LCC  
TOP VIEW

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**APRIL 1994**

## PIN DESCRIPTION

Pin Names	Description
$\overline{\text{G}}\text{BA}, \text{GAB}$	Enable Inputs
A1 – A8	A Inputs or Open-drain Outputs
B1 – B8	B Inputs or Open-drain Outputs

2538 tbl 01

## FUNCTION TABLE<sup>(1)</sup>

Enable Inputs		Function
$\overline{\text{G}}\text{BA}$	GAB	
L	L	B data to A bus
H	H	A data to B bus
H	L	OFF
L	H	B data to A bus A data to B bus

### NOTE:

2538 tbl 02

- H = HIGH Voltage Level.  
L = LOW Voltage Level.  
OFF = HIGH if pull-up resistor is connected to Open-Drain output.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	–0.5 to +7.0	–0.5 to +7.0	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	–0.5 to V <sub>CC</sub> +0.5	–0.5 to V <sub>CC</sub> +0.5	V
T <sub>A</sub>	Operating Temperature	0 to +70	–55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	–55 to +125	–65 to +135	°C
T <sub>STG</sub>	Storage Temperature	–55 to +125	–65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	0.5	W
I <sub>OUT</sub>	DC Output Current	–60 to +120	–60 to +120	mA

2538 lnk 03

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V<sub>CC</sub> by +0.5V unless otherwise noted.
- Input and V<sub>CC</sub> terminals only.
- Outputs and I/O terminals only.

## CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

2538 lnk 04

### NOTE:

- This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ ; Military:  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
$I_{IH}$	Input HIGH Current <sup>(5)</sup>	$V_{CC} = \text{Max.}$ , $V_I = 2.7\text{V}$		—	—	$\pm 1$	$\mu\text{A}$
$I_{IL}$	Input LOW Current <sup>(5)</sup>	$V_{CC} = \text{Max.}$ , $V_I = 0.5\text{V}$		—	—	$\pm 1$	$\mu\text{A}$
$I_I$	Input HIGH Current <sup>(5)</sup>	$V_{CC} = \text{Max.}$ , $V_I = V_{CC} (\text{Max.})$		—	—	$\pm 1$	$\mu\text{A}$
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}$ , $I_N = -18\text{mA}$		—	-0.7	-1.2	V
$I_{OH}$	Output HIGH Current	$V_{CC} = \text{Max.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$V_{OH} = V_{CC} (\text{Max.})$	—	—	20	$\mu\text{A}$
$V_{OL}$	Output LOW Voltage (B Bus)	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 48\text{mA MIL.}^{(4)}$ $I_{OL} = 64\text{mA COM'L.}$	—	0.3	0.55	V
$V_{OL}$	Output LOW Voltage (A Bus)	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 32\text{mA MIL.}^{(4)}$ $I_{OL} = 48\text{mA COM'L.}$	—	0.3	0.5	V
$I_{OFF}$	Input/Output Power Off Leakage <sup>(5)</sup>	$V_{CC} = 0\text{V}$ , $V_{IN}$ or $V_O \leq 4.5\text{V}$		—	—	$\pm 1$	$\mu\text{A}$
$V_H$	Input Hysteresis	—		—	200	—	mV
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{max.}$ , $V_{IN} = \text{GND}$ or $V_{CC}$		—	0.01	1	mA

### NOTES:

2538 tbl 05

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient.
- These are maximum  $I_{OL}$  values per output, for 8 outputs turned on simultaneously. Total maximum  $I_{OL}$  (all outputs) is 512mA for commercial and 384mA for military. Derate  $I_{OL}$  for number of outputs exceeding 8 turned on simultaneously.
- The test limit for this parameter is  $\pm 5\mu\text{A}$  at  $T_A = -55^\circ\text{C}$ .
- This parameter is guaranteed but not tested.

### POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\overline{G}BA = GAB = GND$ or $V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.15	0.25	mA/MHz
$I_C$	Total Power Supply Current <sup>(6,7)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\overline{G}BA = GAB = GND$ or $V_{CC}$ One Bit Toggling at $f_i = 10\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	1.5	3.5	mA
			$V_{IN} = 3.4V$ $V_{IN} = GND$	—	1.8	4.5	
		$V_{CC} = \text{Max.}$ Outputs Open $\overline{G}BA = GAB = GND$ or $V_{CC}$ Eight Bits Toggling at $f_i = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	3.0	6.0 <sup>(5)</sup>	
			$V_{IN} = 3.4V$ $V_{IN} = GND$	—	5.0	14.0 <sup>(5)</sup>	

**NOTES:**

2538 tbl 06

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$   
 $I_{CC}$  = Quiescent Current  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )  
 $D_H$  = Duty Cycle for TTL Inputs High  
 $N_T$  = Number of TTL Inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)  
 $f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 $f_i$  = Input Frequency  
 $N_i$  = Number of Inputs at  $f_i$   
 All currents are in milliamps and all frequencies are in megahertz.
- This test is performed with outputs tied to GND through a pull-down resistor.

### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	IDT54/74FCT621T				IDT54/74FCT621AT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
$t_{PLH}$	Propagation Delay A to B	$C_L = 50pF$ $R_L = 500\Omega$	5.5	13.0	5.5	13.5	5.5	12.0	5.5	12.5	ns
$t_{PHL}$			1.5	8.5	1.5	9.5	1.5	6.8	1.5	7.6	
$t_{PLH}$	Propagation Delay B to A		5.5	12.5	5.5	13.0	5.5	12.0	5.5	12.5	ns
$t_{PHL}$			1.5	8.0	1.5	9.0	1.5	6.4	1.5	7.2	
$t_{PLH}$	Propagation Delay $\overline{G}BA$ to A		5.5	14.0	5.5	14.5	5.5	13.0	5.5	13.5	ns
$t_{PHL}$			1.5	8.5	1.5	9.5	1.5	6.8	1.5	7.6	
$t_{PLH}$	Propagation Delay GAB to B		5.5	14.0	5.5	14.5	5.5	13.0	5.5	13.5	ns
$t_{PHL}$			1.5	8.0	1.5	9.0	1.5	6.4	1.5	7.2	


**NOTES:**

2538 tbl 07

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2538 drw 03

### SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


2538 Ink 08

### SET-UP, HOLD AND RELEASE TIMES




2538 drw 04

### PULSE WIDTH




2538 drw 05

### PROPAGATION DELAY



2538 drw 06

### ENABLE AND DISABLE TIMES




2538 drw 07

#### NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz;  $t_r \leq$  2.5ns;  $t_s \leq$  2.5ns

**ORDERING INFORMATION**



2538 drw 08